



Semiconductor Devices - 2014

*Lecture Course
Part of
SS Module PY4P03*

Dr. P. Stamenov

School of Physics and CRANN, Trinity College,
Dublin 2, Ireland



Hilary Term, TCD
31th of Feb '14




Overview of JFETs and MOSFETs




- Realistic fabrication (process flow example)
- The FET Family Tree
- FET Structures
- JFET Modelling
- MOSFET Modelling

Process Flow Example – p-n Diode



Unipolar FETs' Family Free



Remarks on FETs

- Essentially unipolar devices – the current flow (either holes or electrons) between two electrodes (source and drain) is controlled by the potential difference to a third electrode (gate).
- Close (closer) to ohmic behaviour. Linear or square law. Lower total harmonic distortion and intermodulation distortion.
- Much higher input impedance. Lower input currents. Simpler matching to microwave circuits.
- Negative temperature coefficient. Self-limiting, with a much lower probability for a thermal runaway or breakdown.
- No minority carrier storage effects – higher switching speeds and higher cutoff frequencies.
- Conceptually simpler, with close to equilibrium carrier concentrations, virtually no carrier injection or extraction.
- Could have been the first ones to be realized...

Jan. 28, 1930.

J. E. LILIENFELD

1,745,175

METHOD AND APPARATUS FOR CONTROLLING ELECTRIC CURRENTS

Filed Oct. 8, 1926

Fig. 1.





Fig. 2.




INVENTOR
Julius Edgar Lilienfeld
BY *Dr. K. K. K. K.*
ATTORNEY

The First One

- Part of Lilienfeld's first patent. This resembles a modern MESFET, but was unrealisable without semiconductors.
- Shockley *et al* ~ 1948 worked on similar concepts, but had to abandon patenting them because of Lilienfeld's work. Reproposed by Mead *et al* ~ 1966
- Most semiconductor transistors are now unipolar.

Metal Semiconductor - MESFET



Recipe


- ...
- Grow an epilayer
- Oxidize
- Open windows
- Implant
- Metalize
- ...

Features

- Building block
- Provides gain
- Voltage-control device
- Unipolar device

- Relatively simple – can work with compound semiconductors (Schottky gate)
- Fast – can use high mobility channels
- Can be done in SOI version, as well

Junction Field Effect Transistor - JFET



Recipe


- ...
- Grow an epilayer
- Oxidize
- Open windows
- Diffuse junction
- Metalize
- ...

Features

- Building block
- Provides gain
- Voltage-control device
- Unipolar device

- Low noise – finite gate current
- Very flexible intermediate frequencies amplifier (used widely in preamps)
- Enhancement and depletion modes

Metal Oxide Semiconductor - MOSFET



Recipe

- ...
- Grow an epilayer
- Oxidize
- Open windows
- Form gate oxide
- Metalize
- ...

Features

- Building block
- Provides gain
- Voltage-control device
- Unipolar device

- Very low gate current, but somewhat noisy
- Can use both bias signs at the gate contact
- Enhancement and depletion modes
- Buried channel devices possible

Idealised JFET




Fig. 1—Schematic diagram of field-effect transistor.

After:
G. C. Dacey
and I. M. Ross,
Proc. I. R. E.
41, 970 (1953)

Potential Distribution - JFET

$$-\frac{\partial^2 \phi(x)}{\partial y^2} = \frac{\rho(y)}{\epsilon_s}$$

Poisson's Equation
for the channel

Threat as in diodes

$$-\frac{\partial^2 \phi(x)}{\partial y^2} = \frac{qN_d(x)}{\epsilon_s}$$

For n -type channel

$$\lambda_d(0) = \sqrt{\frac{2\epsilon_s [V_g + V_{bi}]}{qN_d}}$$

Depletion depth
at source

$$\lambda_d(x) = \sqrt{\frac{2\epsilon_s [\phi(x) + V_g + V_{bi}]}{qN_d}}$$

Preparing for a
purely linear
approximation

Depletion depth
at arb. position

$$V_{bi} = V_t \ln \left(\frac{N_d}{n_i} \right)$$

Build-in potential

Drain Current - JFET

$$\lambda_d(L) = \sqrt{\frac{2\epsilon_s [V_d + V_g + V_{bi}]}{qN_d}}$$

Depletion depth
at drain

At the opposite end
of the gate

$$V_p = V_d [\lambda_d(L) = a] = \frac{qN_d a^2}{2\epsilon_s}$$

Pinch-off Voltage

Drude's law

$$J_x(y) = \sigma(x)\mathcal{E}_x(y) = -qN_d\mu \frac{\partial\phi(x,y)}{\partial x}$$

Current
Density

$$I_d = \frac{1}{L} \int_{\lambda_d(0)}^{\lambda_d(L)} d\lambda_d qN_d\mu \frac{\partial\phi(x)}{\partial x} [a - \lambda_d(x)] Z$$

Drain
Current

Remember that λ_d is
variable in the channel

$$\frac{\partial\phi(x)}{\partial\lambda_d} = \frac{qN_D}{\epsilon_s} \lambda_d$$

Potential variation
in the channel

Saturation Current - JFET

$$I_d = \frac{Z\mu q^2 N_d^2 a^3}{6\epsilon_s L} \left\{ \frac{3}{a^2} [\lambda_d^2(L) - \lambda_d^2(0)] - \frac{2}{a^3} [\lambda_d^3(L) - \lambda_d^3(0)] \right\}$$

Pinch-off
current

$$I_p = \frac{Z\mu q^2 N_d^2 a^3}{6\epsilon_s L}$$

Drain
Current

$$I_d^{\text{sat}} = I_p \left[1 - 3 \left(\frac{V_g + V_{\text{bi}}}{V_p} \right) + 2 \left(\frac{V_g + V_{\text{bi}}}{V_p} \right)^{3/2} \right]$$

Saturation
Bias

$$V_d^{\text{sat}} = V_p - V_g - V_{\text{bi}}$$

Saturation
Current

$$g_{\text{max}} = qN_d\mu \frac{aZ}{L}$$

$$g_m = \frac{\partial I_d}{\partial V_g}$$

$$g_d = \frac{\partial I_d}{\partial V_d}$$

Transconductances

Transconductance and Drain Current

$$g_d(V_d \rightarrow 0) \approx g_{\max} \left(1 - \sqrt{\frac{V_g + V_{bi}}{V_p}} \right)$$

Drain
Conductance

$$g_m^{\text{sat}} \approx g_{\max} \left(1 - \sqrt{\frac{V_g + V_{bi}}{V_p}} \right)$$

Gate
Transconductance




$$V_{\text{th}} \simeq V_{bi} - V_p$$

$$I_d \approx \frac{\mu \epsilon_s Z}{2aL} (V_g - V_{\text{th}})^2$$

Threshold
Voltage

Approximate Drain Current
Expression. REMEMBER!

The MOSFET



After: S. M. Sze,
Physics of Semiconductor
Devices, 2nd edition

Fig. 15 Operations of the MOSFET and output I - V characteristics. (a) Low drain voltage. (b) Onset of saturation. Point P indicates the pinch-off point. (c) Beyond saturation.

Conductivity – MOSFET case

$$\sigma(y) = qn(y)\mu(y)$$

Conductivity

$$g = \frac{Z}{L} \int_0^{y_i} \sigma(y) dy$$

Conductance

$$g = \frac{qZ\mu}{L} \int_0^{y_i} n(y) dy = q\mu \frac{Z}{L} |Q_n|$$

$$d\psi = I_d dR = I_d \frac{1}{gL} dx = \frac{I_d}{Z\mu |Q_n(x)|} dx$$

Potential
Distribution

Drain
Voltage

$$V_d = \int_0^{\psi(L)} d\psi = \frac{I_d}{Z\mu} \int_0^L \frac{1}{|Q_n(x)|} dx$$

Charge Distribution in the Channel

$$Q_n(x) = - [V_g - \psi(x) - 2\psi_b] C_i + \sqrt{2\epsilon_s q N_a [\psi(x) + 2\psi_b]}$$

Intrinsic
Capacitance

$$C_i = \frac{\epsilon_i}{d} \approx \frac{\epsilon_s}{d}$$

Distributed
Charge

$$I_d = \frac{Z}{L} \mu C_i \left\{ \left(V_g - 2\psi_b - \frac{V_d}{2} \right) V_d - \dots \right\}$$

$$V_{th} = 2\psi_b + \frac{\sqrt{2\epsilon_s q N_a (2\psi_b)}}{C_i}$$

Drain
Current

Approximate
Expression
REMEMBER!

$$I_d \simeq \frac{Z}{L} \mu C_i (V_g - V_{th}) V_d$$

Threshold
Voltage

Thanks and Acknowledgements



Thank You Very Much for Your Attention!